[22]	G. Gangasani; J. F. Bulzacchelli; M. Wielgos; W. Kelly; V. Sharma; A. Prati; G. Cervelli; D. Gardellini; M. Baecher; M. Shannon; T. Beukema; J. Garlett; H. H. Xu; T. Toifl; M. Meghelli; J. Ewen; D. Storaska: A 28.05Gb/s transceiver using quarter-rate triple-speculation hybrid-DFE receiver with calibrated sampling phases in 32nm CMOS, 2017 Symposium on VLSI Circuits
[21]	G. R. Gangasani; C. Hsu; J. F. Bulzacchelli; T. Beukema; W. Kelly; H. H. Xu; D. Freitas; A. Prati; D. Gardellini; R. Reutemann; G. Cervelli; J. Hertle; M. Baecher; J. Garlett; P. Francese; J. F. Ewen; D. Hanson; D. W. Storaska; M. Meghelli: A 32 Gb/s Backplane Transceiver With On-Chip AC-Coupling and Low Latency CDR in 32 nm SOI CMOS Technology, IEEE Journal of Solid-State Circuits (JSSC, vol. 49, no. 11, Nov. 2014, pp. 2474-2489
[20]	G. R. Gangasani; J. F. Bulzacchelli; T. Beukema; C. Hsu; W. Kelly; H. H. Xu; D. Freitas; A. Prati; D. Gardellini; G. Cervelli; J. Hertle; M. Baecher; J. Garlett; R. Reutemann; D. Hanson; D. W. Storaska; M. Meghelli: A 32-Gb/s backplane transceiver with on-chip AC-coupling and low latency CDR in 32-nm SOI CMOS technology, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)
[19]	Bulzacchelli, J.F.; Menolfi, C.; Beukema, T.J.; Storaska, D.W.; Hertle, J.; Hanson, D.R.; Ping-Hsuan Hsieh; Rylov, S.V.; Furrer, D.; Gardellini, D.; Prati, A.; Morf, T.; Sharma, V.; Kelkar, R.; Ainspan, H.A.; Kelly, W.R.; Chieco, L.R.; Ritter, G.A.; Sorice, J.A.; Garlett, J.D.; Callan, R.; Brandli, M.; Buchmann, P.; Kossel, M.; Toifl, T.; Friedman, D.J.: A 28-Gb/s 4-Tap FFE/15-Tap DFE Serial Link Transceiver in 32-nm SOI CMOS Technology, IEEE Journal of Solid-State Circuits (JSSC), vol. 47, no. 12, Dec. 2012, pp. 3232-3248
[18]	T. Toifl, M. Ruegg, R. Inti, C. Menolfi, M. Brändli, M. Kossel, P. Buchmann, P.A. Francese, T. Morf: A 3.1mW/Gbps 30Gbps Quarter-Rate Triple-Speculation 15-tap SC-DFE RX Data Path in 32nm CMOS, 2012 IEEE Symposium on VLSI Technology and Circuits, June 2012
[17]	Toifl, T., Menolfi, C., Ruegg, M., Reutemann, R., Dreps, D., Beukema, T., Prati, A., Gardellini, D., Kossel, M., Buchmann, P., Brandli, M., Francese, P.A., Morf, T.: A 2.6 mW/Gbps 12.5 Gbps RX With 8-Tap Switched-Capacitor DFE in 32 nm CMOS, IEEE Journal of Solid-State Circuits (JSSC), vol. 47, no. 4, April 2012, pp. 897−910
[16]	Bulzacchelli, J., Beukema, T., Storaska, D., Hsieh, P., Rylov, S., Furrer, D., Gardellini, D., Prati, A., Menolfi, C., Hanson, D., Hertle, J., Morf, T., Sharma, V., Kelkar, R., Ainspan, H., Kelly, W., Ritter, G., Garlett, J., Callan, R., Toifl, T., Friedman, D.: A 28Gb/s 4-tap FFE/15-tap DFE serial link transceiver in 32nm SOI CMOS technology, International Solid-State Circuits Conference (ISSCC), San Francisco, February 2012
[15]	Menolfi, C., Hertle, J., Toifl, T., Morf, T., Gardellini, D., Braendli, M., Buchmann, P., Kossel, M.: A 28Gb/s source-series terminated TX in 32nm CMOS SOI, International Solid-State Circuits Conference (ISSCC), San Francisco, February 2012
[14]	Toifl, T., Menolfi, C., Ruegg, M., Reutemann, R., Prati, A., Gardellini, D., Brandli, M., Kossel, M., Buchmann, P., Francese, P.A., Morf, T.: A 2.6mW/Gbps 12.5Gbps RX with 8-tap switched-cap DFE in 32nm CMOS, VLSI Circuits (VLSIC), 2011 Symposium,June 2011, pp. 210−211
[13]	R. Reutemann, M. Ruegg, F. Keyser, J. Bergkvist, D. Dreps, T. Toifl, M. Schmatz: A 4.5mW/Gb/s 6.4Gb/s 22+1-Lane Source-Synchronous Receiver Core with Optional Cleanup PLL in 65nm CMOS, IEEE Journal of Solid-State Circuits (JSSC), vol. 45, no. 12, December 2010, pp. 2850−2860
[12]	R. Reutemann, M. Ruegg, F. Keyser, J. Bergkvist, D. Dreps, T. Toifl, M. Schmatz: A 4.5mW/Gb/s 6.4Gb/s 22+1-Lane Source-Synchronous Link RX Core with Optional Cleanup PLL in 65nm CMOS, International Solid-State Circuits Conference (ISSCC), San Francisco, February 2010
[11]	C. Martelli, R. Reutemann, C. Benkeser, Q. Huang: A 50mW HSDPA Baseband Receiver ASIC with Multimode Digital Front-End, International Solid-State Circuits Conference (ISSCC), San Francisco, February 2007
[10]	T. Toifl, C. Menolfi, P. Buchmann, M. Kossel, T. Morf, R. Reutemann, M. Ruegg, M.L. Schmatz, J. Weiss: A 0.94-ps-RMS-Jitter 0.016-mm2 2.5-GHz Multiphase Generator PLL with 360deg Digitally Programmable Phase Shift for 10-Gb/s Serial Links, IEEE Journal of Solid-State Circuits (JSSC), vol. 40, no. 12, December 2005, pp. 2700−2712
[9]	T. Toifl, C. Menolfi, M. Ruegg, R. Reutemann, P. Buchmann, M. Kossel, T. Morf, J. Weiss, M.L. Schmatz: A 22-Gb/s PAM-4 Receiver in 90-nm CMOS SOI Technology, IEEE Journal of Solid-State Circuits (JSSC), vol. 41, no. 4, April 2006, pp. 954−965
[8]	T. Toifl, C. Menolfi, R. Reutemann, M. Ruegg, P. Buchmann, M. Kossel, T. Morf and M. Schmatz: A 22 Gbit/s PAM-4 Receiver in 90 nm CMOS-SOI Technology, 2005 Symposium on VLSI Circuits
[7]	T. Toifl, C. Menolfi, P. Buchmann, M. Kossel, T. Morf, R. Reutemann, M. Ruegg, M. Schmatz, J. Weiss : 0.94 ps-rms-Jitter 0.016 mm 2 2.5 GHz Multi-Phase Generator PLL with 360° Digitally Programmable Phase Shift for 10 Gb/s Serial Links, International Solid-State Circuits Conference (ISSCC), San Francisco, February 2005
[6]	C. Menolfi, T. Toifl, R. Reutemann, M. Ruegg, P. Buchmann, M. Kossel, T. Morf, M. Schmatz: A 25 Gb/s PAM4 Transmitter in 90 nm CMOS SOI, International Solid-State Circuits Conference (ISSCC), San Francisco, February 2005
[5]	E. Tatschl-Unterberger, S. Cyrusian, M. Ruegg: A 2.5 GHz Phase-Switching PLL using a supply controlled 2-delay-stage 10 GHz Ring Oscillator for improved Jitter/Mismatching, ISCAS 2005
[4]	R. Reutemann, P. Balmelli and Q. Huang: A 33 mW 14 b 2.5 MSample/s ΣΔ Converter in 0.25 µm Digital CMOS, International Solid-State Circuits Conference (ISSCC), San Francisco, February 2002
[3]	M. Oberle, R. Reutemann, J. Hertle and Q. Huang: A 10 mW Two-Channel Fully Integrated System-on-Chip for Eddy-Current Position Sensing, IEEE Journal of Solid-State Circuits (ISSCC), vol. 37, no. 7, July 2002, pp. 916−925
[2]	M. Oberle, R. Reutemann, J. Hertle and Q. Huang: A 10 mW 2-Channel Fully Integrated System-on-Chip for Eddy-Current Position Sensing, Proceedings, European Solid-State Circuits Conference (ESSCIRC), 2001, pp. 152−155
[1]	B. Mirzai, R. Reutemann, M. Ruegg and G.S. Moschytz: Isolated word recognition utilizing a CNN encoder, Proceedings, European Conference on Circuit Theory and Design (ECCTD), 1997, Vol. 2, pp. 615−620